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Design of Low-Power Modern Radar SoC Based on ASIX
Bing Yang, Zongguang Yu , and Jinghe Wei
Abstract: With the rapid development in spaceflights and aeroplanes, the demand for low-power and miniaturization
techniques has become insistent in modern radar systems. A new framework for low-power modern radar System
on a Chip (SoC) based on ASIX core is presented. Pivotal modules and low-power design flows are described in
detail. The dynamic clock-distribution mechanism of the power management module and the influence of the chip
power are both stressed. This design adopts the SMIC 0.18-m 1P6M Salicide CMOS process, the area is 7.825
mm  7.820 mm, there are approximately 2 million gates and the frequency is 100 MHz. The results show that the
modern radar SoC passes the test on modern radar application system and meets the design requirements. The
chip incurs power savings of 42.79% during the fore-end phase and 12.77% during the back-end phase. The total
power is less than 350 mW for a 100-MHz operating environment.
Key words: ASIX core; System on a Chip (SoC); low power; system level; circuit level; logic level; physical level;
modern radar

1

Introduction

With the development of DSM and nanometer ICs, the
process of cutting down on-chip power has become
as important as the velocity and area. Chip-power
problem has restricted performance and increased
costs[1-5] . At the same time, with the increasing
requirement in the war and consumption industries,
especially the rapid development of spaceflights
and aeroplanes, the demand for low-power and
miniaturization techniques[6-11] of modern radars has
become insistent, which has also resulted in increasing
requirements for low-power design techniques. ASIX
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core is compatible with the ARMTTDMI core, which
is a low-power and cheap processor based on the
Von Neumann framework, and the thumb instructions
include 32 and 16 bits. The bus standard includes AHB
and APB. The AHB applies a high-performance and
high-bandwidth design, which supports many master
and slave devices. The APB provides a low-power and
expansive interface function as a secondary bus and is
connected to the AHB by a bridge module. Therefore,
the application of the ASIX core in various radar SoC
chips has increased which satisfies the low-power and
miniaturization requirements of modern radar systems.

2

System Architecture

The radar SoC chip architecture is a new-fashion
framework, which adopts the low-power ASIX core
and on-chip-bus AMBA. Figure 1 shows the SoC
embedded with a special radar IP core for one user, one
data and process SRAM, one memory interface, one
PLL, one UART, three timers, one watchdog, and one
JTAG interface module. By combining the hardware
and software, the SoC can achieve data communication,
data operation, signal control, and signal inspection,
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Fig. 1

Low-power system framework.

which satisfies the need of modern radar systems.

3
3.1

Primary Modules
Clock-and-power management

The design of the clock-and-power management
module is very important in terms of the total power of
the whole chip. The total power of the SoC is decided
by the clock arithmetic. The clock source and clock
frequency can be assigned dynamically to reduce the
total power according to various applications, as shown
in Fig. 2. The clocks for each module in the design are
generated from the internal and external clock sources,
which are configured and switched by the clock-andpower management. The dynamic clock management
of each module is controlled by system instructions in
actual work states, which can reduce the total power
for any conditions. The local clock of the SoC is a 25 MHz crystal clock. Another clock, which is a 120280 MHz multiple clock, can be chosen by the MPLL
circuit. All modules adopt the 4-280 MHz decomposed

Fig. 2

Clock-and-power management.
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clocks. At the same time, the SoC has four work states,
namely, the idle mode, sleep mode, slow mode, and
normal mode, as shown in Fig. 3, which can address
the low-power need of the SoC. The first work state
is the idle mode, which occurs when the CPU and
internal clocks stop working. However, the system can
exit from the idle mode and restores to the normal
mode. The second work state is the slow mode in
which all the work clocks are invalid, and the DPLL
stops working and cannot be configured. However, the
external clock can interrupt and restore this mode to the
normal mode at the same time. The third work state is
the slow mode. Because the SoC does not require a high
frequency after system reset, the DPLL does not work,
and the low-frequency clock sources are the external
clock. The fourth work state is the normal mode where
the DPLL works normally and generates clocks for all
the modules.
3.2

Interrupts

The low power design of the radar SoC can also be
realized by the interrupt controller. The system can
respond to an interrupt if one function mode requires or
an interrupt is invalid. The interrupt controller consists
of four modules, which include one interrupt register,
one IQR generator, one precedence generator, and
one FIQ generator, as shown in Fig. 4. The interrupt
controller receives the interrupts from the interrupt
sources and determines the highest priority. The
interrupts are then sent to the ASIX according to
their priority. The ASIX confirms the priority of the
interrupts by inquiring about the last state register and
performs the interrupt subprogram. The SoC has 32
IRQ interrupt sources, which can be used at the same
time, and three reserved IRQ interrupt sources, which
can be applied at the same time, and each corresponds
to one bit of the interrupt register.

Fig. 3

Low-power work modes.
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Table 2
Scan direction

Scan input

Fig. 4

3.3

Interrupt structure.

Scan output

Measurability

Measurability[12-17] is a significant guarantee for
successful SoC design. The radar SoC design includes
the function test, register scan test, memory scan test,
and boundary scan test in Table 1. The function test is
performed on the application boards, and the other tests
are performed on the test machines. Table 2 shows a
total of eight scan chains; three scan chains are 1395
long, and five scan-chains are 1394 long. The number
of test vectors is 1108, and the ratio of the failure test is
98.5%.

4

Scan port setup.
Scan ports
In BC DATA0
In BC DATA1
In BC BIN 0
In BC BIN 1
In BC CE0
In BC CE1
In BC CHIP BIT 0
In BC CHIP BIT 1
out BC KH0
out BC KH1
out BC KH2
out BC KH3
out BC KH4
out BC KH5
out BC KH6
out BC KH7

Low-Power Design Flow

A low-power design flow is adopted in the radar SoC
throughout the whole design flow. The low-power foreend design shown in Fig. 5 includes the system design,
circuit design, logic design, and logic synthesis. A SAIF
file is generated during the dynamic simulation using
the EDA tools, which includes all the work states. Some
logic signals can be set as a constant or as a switch
Table 1
Setup[3:0]
0000
0001
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

DFT mode setup.
Test mode
Outer 32 bits Norflash startup
Outer 16 bits Norflash startup
64 KB ESRAM MBIST
SCAN test
Sram2kx8 port A MBIST
Sram2kx8 port B MBIST
Sram8kx8 port A MBIST
Sram8kx8 port B MBIST
Sram8kx16 port A MBIST
Sram8kx16 port B MBIST
Chipid test
BSD MODE=1, BSD test mode

Fig. 5

Low-power fore-end design flow.

ratio. The drive and the load of the logic units can be
redistributed, and the power in the high dynamic circuit
nodes can be optimized. As a result, the dynamic power
of the circuit evidently decreases.
The low-power back-end design shown in Fig. 6
includes the data preparation, layout plan, clocktree synthesis, connection design, parasitical parameter
analysis, and DFM analysis. A back-end EDA tool such
as Encounter is adopted by the SoC design. The multi
mode-multi corner can be used to simultaneously deal
with many scenarios, and some power-optimization
options can be chosen for the low-power design before
or after the clock-tree synthesis or after the detailed
layout. When both the time and the power satisfy the
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Fig. 6
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Low-power back-end design flow.

design requirement of the SoC, layout validation can
be performed, including the DRC, ERC, and LVS. If
no problems arise, the design flow continues into the
semiconductor process phase.

5

Results

The top-down design mode is adopted for the SoC, as
shown in Fig. 7. The chip includes 14 soft IP cores and
10 hard IP cores. The SMIC 0.18-m 1P6M Salicide
CMOS process is adopted, the area is 7.825 mm 
7.820 mm, the scale is approximately 2 million,
and the work frequency is up to 100 MHz. During
the simulation phase, the functions of the radar
SoC is simulated on a test-plat, as shown in
Fig. 8, which includes the outside inspirit, RS232
debugging interface, power management, digital PLL,
timer, watchdog, asynchronism interface, GPIO, inner
memory, and special user modules. For the 100 MHz
operating environment, the function-test coverage is up
to 100%, and all functions meet the demand of the SoC
radar design.
During the low-power fore-end design phase,
owing to the low-power ASIX core, clock, power
management, and the four system work states, the total

Fig. 8

System test-plat.

power of the SoC obviously decreases, as shown in
Table 3. The total power is approximately zero for the
sleep mode. The power for the idle mode is 13.46 of
the power for the normal mode, and the power for
the slow mode is 13.75 of the power for the normal
mode. The power listed in Table 4 is reported by the
power synthesis EDA tool (Power Compiler) after the
clock-gating logic is used. The result shows that the
total inner chip power, including the state conversion
power and the leakage power, significantly decreases,
and the total power decreases to 42.79.
During the low-power back-end design phase, the
macro cells and the electrical sources are all optimized
Table 3

Power results for the different system modes.

Mode
Sleep
Idle
Slow
Normal
Table 4

Power (mW)
0.0013
58.2300
58.6900
432.4500

Results of the different power types. (nW)
Leakage

Fig. 7

Chip layout.

Frequency (MHz)
0
10
10
100

No clock gating
With clock gating

117.81
112.62

State
Total
conversion
458.64
347.22
782.45
231.17
239.79
447.65
Inner
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after the chip pads, and the low IR-drop layout is
designed, as shown in Fig. 9. The result shows that the
maximum value of the VDDCORE is 115.47 mV, and the
IR-drop is less than 6.4% of the VDDCORE ; which meets
the requirement of the low-IR-drop design. At the same
time, the power results during all the design phases are
listed in Table 5 when some instructions on the power
optimization in the Encounter layout EDA tool are
set. The power results in the common layout-synthesis
design are listed in Table 6. By comparing the layoutsynthesis design with the power-optimization synthesis
design, the internal power is shown to decrease by
14.4%, the average power during the voltage transition
decreases by 14.4%, and the total power decreases by
12.77%, from 396.63 to 345.98 mW for the 100-MHz
operating environment.
In conclusion, the power of the radar SoC satisfies the
350-mW design target after the low-power techniques
are applied at the system level, circuit level, logic leve1,
and physical leve1, which satisfies the miniaturization

and low-power requirements of some modern radar
systems.

6

Conclusions

Because of the urgent demand for miniaturization and
low power in modern radar systems, the design of a
modern radar SoC based on a low-power ASIX core
has been proposed. Some low-power techniques have
been discussed, which include the selection of the CPU
core, system work-state transition, clock-and-power
management, and low-power synthesis flow. The test
results of the radar SoC show that the power decreases
by 42.79% during the fore-end design phase and by
12.77% during the back-end design phase. The total
power is less than 350 mW for the 100-MHz operating
environment. The radar SoC passes the application
validation of some modern radar systems and meets the
miniaturization and low-power demand.
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